Cafe

**PATENT** 

by certify that on the date specified below, this correspondence is being deposited with the United States PADE BOSTAL Service as first-class mail in an envelope addressed to the Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

Date

#### IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicants: Christopher K. Morzano and

Attorney Docket No.: 501284.01

Wen Li

Patent No. : US 6,922,367 B2

Serial No.

: 10/617,246

Issue Date: July 26, 2005

Filed

: July 9, 2003

Title

: DATA STROBE SYNCHRONIZATION CIRCUIT AND METHOD FOR DOUBLE

DATA RATE, MULTI-BIT WRITES

### REQUEST FOR CERTIFICATE OF CORRECTION

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Sir:

Certificate

OCT 2 4 2007

of Correction

A Certificate of Correction under 35 U.S.C. § 254 is respectfully requested for the above-identified patent in order to correct Patent and Trademark Office errors made during the printing of the patent. The changes in the patent needed to correct the errors are as follows:

Column, Line	Reads	Should Read
Item (57), Line 3	"respective enable signal"	a respective enable signal
Column 1, Line 51	"conventional DDR memory device,"	conventional DDR memory devices,
Column 2, Line 31	"diagram a data strobe"	diagram of a data strobe
Column 3, Lines 31 and 32	"complimentary"	complementary

Column 3, Line 57	"compliment"	complement
Column 3, Lines 65-67	"Returning to FIG. 1, since the logic circuits 46, 48, the ENA and ENB signals that enable the logic circuits 46, 48 are generated by a flip- flop."	Returning to FIG. 1, since the ENA and ENB signals that enable the logic circuits 46, 48 are generated by a flip-flop 60, they are enabled at the same time
Column 5, Line 62	"through the nor gate"	through the NOR gate
Column 6, Line 9	"and RAMBUS DRAMs (RDRAMS"),"	and RAMBUS DRAMs ("RDRAMS"),
Column 6, Line 18	"memory arrays 120, 12"	memory arrays 120, 122
Column 7, Line 5	"which the"	with the
Column 8, Line 9	"applied to control input"	applied to a control input
Column 8, Line 13	"being compliments"	being complements
Column 8, Lines 13- 14	"logic circuit in enabled"	logic circuit is enabled
Column 8, Line 30	"coupled to reset"	coupled to the reset
Column 9, Line 23	"applied to an control input"	applied to a control input
Column 9, Line 27	"compliments"	complements
Column 9, Lines 28- 29	"logic circuit in enabled"	logic circuit is enabled
Column 9, Lines 43-	"coupled to reset input"	coupled to the reset input
Column 10, Line 33	"coupled the external data terminal"	coupled to the external data terminal
Column 10, Line 40	"applied to an control input"	applied to a control input
Column 10, Line 44	"being compliments"	being complements
Column 10, Lines 45-46	"second logic circuit in enable"	second logic circuit is enabled
Column 10, Line 61	"coupled to reset"	coupled to the reset

OCT 2 4 2007

Column 12, Line 12	"applied to an control input"	applied to a control input
Column 12, Line 16	"compliments"	complements
Column 12, Lines 17-18	"logic circuit in enabled"	logic circuit is enabled
Column 13, Lines 28-29 Column 13, Line 43	"being operable to generate make the first enable signal" "applied to an control input"	being operable to make the first enable signal applied to a control input
Column 13, Line 47	"compliments"	complements
Column 13, Line 48-49	"logic circuit in enabled"	logic circuit is enabled
Column 13, Line 63	"circuit farther"	circuit further
Column 15, Line 28	"applied to an control input"	applied to a control input
Column 15, Line 32	"compliments"	complements
Column 15, Lines 33-34	"logic circuit in enabled"	logic circuit is enabled
Column 16, Lines 5 and 17	"the method comprises:"	the method comprising:

The above errors for which correction is requested under 35 U.S.C. § 254 were made in the printing of the patent or in the original application. The errors are considered sufficiently important to justify the processing of a Certificate of Correction under 35 U.S.C. § 254. A Form PTO-1050, in duplicate, is enclosed herewith.

The Commissioner is hereby authorized to charge payment of any fees associated with this communication to Deposit Account No. 50-1266. A duplicate copy of this sheet is enclosed.

Favorable consideration of this Request is respectfully requested.

Respectfully submitted,

Date: Otober 15, 2007

By:

Edward W. Bulchis, Reg. No. 26,847

Customer No. 27,076
Dorsey & Whitney LLP
1420 Fifth Avenue, Suite 3400
Seattle, WA 98101
(206) 903-8785
Attorney for Applicant(s)

EWB:

Enclosures:

Postcard Form PTO-1050 (+ copy)

501284.01 req cert correct

I hereby certify that on the date specified below, this correspondence is being deposited with the United States Postal Service as first-class mail in an envelope addressed to the Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

flicants: Christopher K. Morzano and

Attorney Docket No.: 501284.01

Wen Li

Patent No.: US 6,922,367 B2

Serial No.

: 10/617,246

Issue Date: July 26, 2005

Filed

: July 9, 2003

Title

: DATA STROBE SYNCHRONIZATION CIRCUIT AND METHOD FOR DOUBLE

DATA RATE, MULTI-BIT WRITES

## REQUEST FOR CERTIFICATE OF CORRECTION

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Sir:

A Certificate of Correction under 35 U.S.C. § 254 is respectfully requested for the above-identified patent in order to correct Patent and Trademark Office errors made during the printing of the patent. The changes in the patent needed to correct the errors are as follows:

Column, Line	Reads	Should Read
Item (57), Line 3	"respective enable signal"	a respective enable signal
Column 1, Line 51	"conventional DDR memory device,"	conventional DDR memory devices,
Column 2, Lines 31	"diagram a data strobe"	diagram of a data strobe
Column 3, Lines 31 and 32	"complimentary"	complementary

Column 3, Line 57	"compliment"	complement
Column 3, Lines 65-67	"Returning to FIG. 1, since the logic circuits 46, 48, the ENA and ENB signals that enable the logic circuits 46, 48 are generated by a flip- flop."	Returning to FIG. 1, since the ENA and ENB signals that enable the logic circuits 46, 48 are generated by a flip-flop 60, they are enabled at the same time
Column 5, Line 62	"through the nor gate"	through the NOR gate
Column 6, Line 9	"and RAMBUS DRAMs (RDRAMS"),"	and RAMBUS DRAMs ("RDRAMS"),
Column 6, Line 18	"memory arrays 120, 12"	memory arrays 120, 122
Column 7, Line 5	"which the"	with the
Column 8, Line 9	"applied to control input"	applied to a control input
Column 8, Line 13	"being compliments"	being complements
Column 8, Lines 13- 14	"logic circuit in enabled"	logic circuit is enabled
Column 8, Line 30	"coupled to reset"	coupled to the reset
Column 9, Line 23	"applied to an control input"	applied to a control input
Column 9, Line 27	"compliments"	complements
Column 9, Lines 28- 29	"logic circuit in enabled"	logic circuit is enabled
Column 9, Lines 43-	"coupled to reset input"	coupled to the reset input
Column 10, Line 33	"coupled the external data terminal"	coupled to the external data terminal
Column 10, Line 40	"applied to an control input"	applied to a control input
Column 10, Line 44	"being compliments"	being complements
Column 10, Lines 45-46	"second logic circuit in enable"	second logic circuit is enabled
Column 10, Line 61	"coupled to reset"	coupled to the reset

Column 12, Line 12	"applied to an control input"	applied to a control input
Column 12, Line 16	"compliments"	complements
Column 12, Lines 17-18	"logic circuit in enabled"	logic circuit is enabled
Column 13, Lines 28-29 Column 13, Line 43	"being operable to generate make the first enable signal" "applied to an control input"	being operable to make the first enable signal applied to a control input
Column 13, Line 47	"compliments"	complements
Column 13, Line 48-49	"logic circuit in enabled"	logic circuit is enabled
Column 13, Line 63	"circuit farther"	circuit further
Column 15, Line 28	"applied to an control input"	applied to a control input
Column 15, Line 32	"compliments"	complements
Column 15, Lines 33-34	"logic circuit in enabled"	logic circuit is enabled
Column 16, Lines 5 and 17	"the method comprises:"	the method comprising:

The above errors for which correction is requested under 35 U.S.C. § 254 were made in the printing of the patent or in the original application. The errors are considered sufficiently important to justify the processing of a Certificate of Correction under 35 U.S.C. § 254. A Form PTO-1050, in duplicate, is enclosed herewith.

The Commissioner is hereby authorized to charge payment of any fees associated with this communication to Deposit Account No. 50-1266. A duplicate copy of this sheet is enclosed.

Favorable consideration of this Request is respectfully requested.

Respectfully submitted,

Date: Otober 15, 2007

Edward W. Bulchis, Reg. No. 26,847

Customer No. 27,076
Dorsey & Whitney LLP
1420 Fifth Avenue, Suite 3400

Seattle, WA 98101 (206) 903-8785

Attorney for Applicant(s)

EWB:

Enclosures:

Postcard

Form PTO-1050 (+ copy)

501284.01 req cert correct

# UNITED STATES PATENT AND TRADEMARK OFFICE CERTIFICATE OF CORRECTION

PATENT NO.

US 6,922,367 B2

DATED

July 26, 2005

INVENTOR(S)

Christopher K. Morzano and Wen Li

It is certified that errors appear in the above identified patent and that said Letters Patent is hereby corrected as shown below:

	•	
Column, Line	Reads	Should Read
Item (57), Line 3	"respective enable signal"	a respective enable
		signal
Column 1, Line 51	"conventional DDR	conventional DDR
	memory device,"	memory devices,
Column 2, Line 31	"diagram a data strobe"	diagram of a data strobe
Column 3, Lines 31 and 32	"complimentary"	complementary
Column 3, Line 57	"compliment"	complement
Column 3, Lines 65-67	"Returning to FIG. 1, since the logic circuits 46, 48, the ENA and ENB	Returning to FIG. 1, since the ENA and ENB signals that enable the
	signals that enable the	logic circuits 46, 48 are
	logic circuits 46, 48 are	generated by a flip-flop 60,
	generated by a flip-flop."	they are enabled at the
		same time
Column 5, Line 62	"through the nor gate"	through the NOR gate
Column 6, Line 9	"and RAMBUS DRAMs	and RAMBUS DRAMs
•	(RDRAMS"),"	("RDRAMS"),
Column 6, Line 18	"memory arrays 120, 12"	memory arrays 120, 122-
		-
Column 7, Line 5	"which the"	with the
Column 8, Line 9	"applied to control input"	applied to a control
		input
Column 8, Line 13	"being compliments"	being complements
Column 8, Lines 13-14	"logic circuit in enabled"	logic circuit is enabled
Column 8, Line 30	"coupled to reset"	coupled to the reset
Column 9, Line 23	"applied to an control	applied to a control
	input"	input

"compliments"	complements
"logic circuit in enabled"	logic circuit is enabled
"coupled to reset input"	coupled to the reset input
"coupled the external data terminal"	coupled to the external data terminal
"applied to an control input"	applied to a control input
"being compliments"	being complements
"second logic circuit in enable"	second logic circuit is enabled
"coupled to reset"	coupled to the reset
"applied to an control input"	applied to a control input
"compliments"	complements
"logic circuit in enabled"	logic circuit is enabled
"being operable to generate make the first enable signal"	being operable to make the first enable signal
"applied to an control input"	applied to a control input
"compliments"	complements
"logic circuit in enabled"	logic circuit is enabled
"circuit farther"	circuit further
"applied to an control input"	applied to a control input
"compliments"	complements
"logic circuit in enabled"	logic circuit is enabled
"the method comprises:"	the method comprising:
	"logic circuit in enabled"  "coupled to reset input"  "coupled the external data terminal"  "applied to an control input"  "being compliments"  "second logic circuit in enable"  "coupled to reset"  "applied to an control input"  "compliments"  "logic circuit in enabled"  "being operable to generate make the first enable signal"  "applied to an control input"  "compliments"  "logic circuit in enabled"  "circuit farther"  "applied to an control input"  "compliments"  "logic circuit in enabled"  "circuit farther"  "applied to an control input"  "compliments"  "logic circuit in enabled"

MAILING ADDRESS OF SENDER:

Patent No. <u>6,922,367 B2</u>

DORSEY & WHITNEY LLP 1420 Fifth Avenue, Suite 3400 Seattle, Washington 98101

No. add'l. copies

@ .30 per page

GGT 2 4 2007

## UNITED STATES PATENT AND TRADEMARK OFFICE CERTIFICATE OF CORRECTION

PATENT NO.

US 6,922,367 B2

DATED

July 26, 2005

INVENTOR(S)

Christopher K. Morzano and Wen Li

It is certified that errors appear in the above identified patent and that said Letters Patent is hereby corrected as shown below:

Column, Line	Reads	Should Read
Item (57), Line 3	"respective enable signal"	a respective enable
		signal
Column 1, Line 51	"conventional DDR	conventional DDR
	memory device,"	memory devices,
Column 2, Line 31	"diagram a data strobe"	diagram of a data strobe
Column 3, Lines 31 and 32	"complimentary"	complementary
Column 3, Line 57	"compliment"	complement
Column 3, Lines 65-67	"Returning to FIG. 1,	Returning to FIG. 1,
	since the logic circuits 46,	since the ENA and ENB
	48, the ENA and ENB	signals that enable the
	signals that enable the	logic circuits 46, 48 are
	logic circuits 46, 48 are	generated by a flip-flop 60,
	generated by a flip-flop."	they are enabled at the
		same time
Column 5, Line 62	"through the nor gate"	through the NOR gate
Column 6, Line 9	"and RAMBUS DRAMs	and RAMBUS DRAMs
	(RDRAMS"),"	("RDRAMS"),
Column 6, Line 18	"memory arrays 120, 12"	memory arrays 120, 122-
Column 7, Line 5	"which the"	with the 007 2 4 2001.
Column 8, Line 9	"applied to control input"	applied to a control
		input
Column 8, Line 13	"being compliments"	being complements
Column 8, Lines 13-14	"logic circuit in enabled"	logic circuit is enabled
Column 8, Line 30	"coupled to reset"	coupled to the reset
Column 9, Line 23	"applied to an control	applied to a control
 	input"	input

Column 9, Line 27	"compliments"	complements
Column 9, Lines 28-29	"logic circuit in enabled"	logic circuit is enabled
Column 9, Lines 43-44	"coupled to reset input"	coupled to the reset input
Column 10, Line 33	"coupled the external data terminal"	coupled to the external data terminal
Column 10, Line 40	"applied to an control input"	applied to a control input
Column 10, Line 44	"being compliments"	being complements
Column 10, Lines 45-46	"second logic circuit in enable"	second logic circuit is enabled
Column 10, Line 61	"coupled to reset"	coupled to the reset
Column 12, Line 12	"applied to an control input"	applied to a control input
Column 12, Line 16	"compliments"	complements
Column 12, Lines 17-18	"logic circuit in enabled"	logic circuit is enabled
Column 13, Lines 28-29	"being operable to generate make the first enable signal"	being operable to make the first enable signal
Column 13, Line 43	"applied to an control input"	applied to a control input
Column 13, Line 47	"compliments"	complements
Column 13, Line 48-49	"logic circuit in enabled"	logic circuit is enabled
Column 13, Line 63	"circuit farther"	circuit further
Column 15, Line 28	"applied to an control input"	applied to a control
Column 15, Line 32	"compliments"	complements
Column 15, Lines 33-34	"logic circuit in enabled"	logic circuit is enabled
Column 16, Lines 5 and 17	"the method comprises:"	the method comprising:

MAILING ADDRESS OF SENDER:

DORSEY & WHITNEY LLP 1420 Fifth Avenue, Suite 3400 Seattle, Washington 98101 Patent No. <u>6,922,367 B2</u>

~~T 2 4 2007

No. add'l. copies

@ .30 per page

→